I. INTRODUCTION
To increase the speed of data processing, today's high-end computers use multiple microprocessors. Due to low operating voltages and highly dynamic nature of modern microprocessors, a power supply, which has a very tightly regulated output voltage, is needed. These power supplies, called voltage regulator modules (VRMs) , are located on the motherboard next to the microprocessor. In order to take advantage of the modularity and economy of scale, today's high-end computers use one VRM per microprocessor. To improve the speed and integrity of the interconnecting signals, the VRMs are then paralleled to form common power and ground planes. However, paralleling of VFWs requires current-sharing (CS) circuitry to ensure equal load-current distribution among the modules for both steady state and transient load conditions. A good dynamic performance of the CS circuit is very important since the microprocessors present a highly dynamic load for the VRMs.
To meet the requirements of high power density and fast transient response, today's high-end VRMs employ the interleaved buck topology with synchronous rectifiers (SRs) [I, 21. The interleaved SR-buck topology is controlled by dedicated ICs, available now on the market from several manufacturers. Since these ICs do not have a built-in circuitry to provide current sharing among paralleled VRMs, the CS function is implemented by the discrete circuitry around the IC controller. A current-sharing technique for paralleled VRMs, popular for its low component count and low cost, was proposed in [3]. The objective of this paper is to evaluate and optimize the dynamic performance of the proposed CS technique. Proper attention is paid to the issue of hardware measurement of CS loop small-signal characteristics. Experimental verification of the CS dynamic performance is important not only from the design point of view. Once the dynamic behavior of the circuit is understood and verified, design specifications can be written which will ensure compatibility of VRMs from different vendors.
VRM CURRENT-SHARING TECHNIQUE
The simplified circuit diagram of two paralleled VRMs with the CS control, proposed in [3], is shown in Fig. 1 . The power stages of two VRMs are represented in Fig. 1 by lumped average models [4] which correspond to the interleaved SR-buck converters. The switching parts of the power stages are modeled by dependent voltage sources VINdl and VIN*dz, where VIN is the input voltage and dl, d2 are the duty ratios. The VRh4s' output filters are represented by lumped components LF, CF and their parasitic resistances ESRL, E S k . Interconnect impedances between modules are represented by wire resistances Rwl and RWZ. VRh4s ## 1 and # 2 in Fig. 1 
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is the gain from inductor current iL to current ix, injected at the inverting input of amplifier EA1 (If, value selection is based on the desirable value of the droop resistance); is the gain from amplifier UA1 output voltage to amplifier UC 1 output voltage; is the gain from VRh4 output voltage Vo to amplifier UCl output voltage.
Note that, with the Thevenin-source modeling approach, all power-stage transfer functions are derived for a stand-alone module with a current-source load. From the diagram in 
and Bode plots of loop gains Tv(s), Tl(s) and Tr(s) are shown in Fig. 4 . As can be seen in Fig. 4 , the contribution of component TI($ to loop gain Tx(s) is negligible at low frequencies, but becomes significant at high frequencies (above 10-20 kHz). Loop gain Tr(s) which determines stability of the stand-alone module has the bandwidth of 70 kHz and the phase margin of 65'. Since the droop circuit introduces a virtual resistance at the module output, loop gain Tds), associated with the droop circuit, increases the stability margin of loop gain Tx(s).
are shown in For analysis purposes, K , = 49.7 was assumed. Gains K3, K4, and K f are related to the values of the components in Based on the diagram in Fig. 7 , the relationship between input and output signals of the CS circuit is described by equations:
Note that CS correction signals VAI and V A~ depend solely on the output voltages of amplifiers UC1 and UC2, but not on the output currents of the modules. This fact is related to implementation of the VRh4 IC controller. Namely, as shown in Fig. 1, current ixl, injected at the inverting input of error amplifier EAI, cannot produce any ac voltage drop across resistor %, since the ac potential of EA1 inverting input is equal to zero. Hence, the ac voltage across resistor & is determined only by voltage V C~, and the ac input signal for the CS circuit does not contain direct information about the ac component of the module output current.
STABILITY ANALYSIS OF PARALLELED VRMs
Once modeling of a stand-alone VRh4 by the Thevenin source has been completed, the system of two paralleled VRMs can be represented by the mixed circuitiblock diagram, as shown in Fig. 8 . Although this system representation is not conventional, it is used in this paper since it provides more compact representation of the current-sharing control than does the conventional block diagram. specifications which assure the compatibility of modules from different manufacturers. However, these tasks can be accomplished only if loop gain Tcs(s) can be measured and verified on the hardware. Unfortunately, the CS circuit has no physical point that corresponds to point A on the block diagram in Fig. 8 . Moreover, for proper Tcs(s) measurement, opening of the physical CS loop must disable all the feedbacks associated with CS control. However, the real circuit has no points which satisfy this criterion. Therefore, an indirect method of the CS loop gain measurement has to be found before gain Tcs(s) can be accepted as a basis for the small-signal design and dynamic performance specifications.
IV. CURRENT-SHARING LOOP GAIN MEASUREMENT
In practical measurements of a loop gain with a high dc value, the control loop is kept closed. Instead of opening the loop, an excitation voltage source is inserted in the control path between the source and load subcircuits. Then, the loop gain is determined as the ratio of the voltages on both sides of the excitation source. For proper measurement, the impedance of the source subcircuit should be buch less than one of the load subcircuit. This condition is usually satisfied when the excitation is applied at the input or the output of an operational amplifier, which generally has a very high input impedance and a very low output impedance. In the CS circuit, the excitation source can be inserted either at the output of CS error amplifier UA1 or at the input of amplifier CA1 that correspond to points B and C on the diagram in Fig. 8 . Derivation of the loop gain corresponding to breaking the CS loop at points B and C produces the same result:
One can easily prove that loop gains Tis(s) and T,(s)
have the same characteristic polynomial. However, the last equation implies that loop gain T&(s), which can be measured experimentally, differs significantly from Tcs (s) . Equation (12) also provides an opportunity to recover gain Tcs (s) based on the Tis (s) measurement:
Although the gains are linked by unique and simple relationship (13), the recovery of Tcs(s) based on T&(s) measurement presents a serious practical challenge. When Td, (s) magnitude is close to unity, the value of the recovered gain is very sensitive to T,!! (s) measurement errors.
In this paper, a method of indirect measurement of CS loop gain T,(s) , that is much less sensitive to measurement errors, is proposed. The proposed measurement method includes three steps:
The CS loop of VRM#2 is opened by disconnecting resistor RL3 from the opamp UA2 output and by grounding the disconnected lead of the resistor (seeFig. 1). Excitation signal VE is injected between the output of opamp UA1 of VRM #1 and resistor Rf3 in Fig. 1 (at point B in Fig. 8 ). [ma] comprehensive small-signal model .of the paralleled VRMs was developed. In addition, the CS loop gain, which determines the stability of the CS control and which can be verified by hardware measurements, was identified. Finally, it was found that a wide bandwidth of the CS loop is critical for dynamic current sharing between VRMs with unmatched interconnect impedances.
